“Exploring the Difficulties in Digital Logic Circuit Reading Comprehension via Saccade Analysis”, ICCE, Nov. 2013, doi: 10.58459/icce.2013.430.